# 4-Bit, 4-Port Bus Exchange Switch

The ON Semiconductor 74FST3400 is a 4–bit, 4–port bus exchange switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low  $R_{\rm ON}$  and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

- $R_{ON} < 4 \Omega$  Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin-For-Pin Compatible With QS3400, FST3400, CBT3400
- All Popular Packages: SOIC-24, TSSOP-24, QSOP-24

_			_	
BE 🕳	1	24	Ь	Vcc
$C_0 \blacksquare$	2	23	ь	
$A_0 \blacksquare$	3	22	<b>—</b>	$B_3$
$B_0 \blacksquare$	4	21	<b>—</b>	$A_3$
$D_0 \blacksquare$	5	20	ь	$C_3$
C <sub>1</sub> 💳	6	19	<b>—</b>	$D_2$
$A_1 \square$	7	18	<b>—</b>	$B_2$
B₁ <b>□</b>	8	17	<b>—</b>	$A_2$
D <sub>1</sub> 🞞	9	16	b	$C_2^-$
$BX_0 \square$	10	15	<b>—</b>	NC
BX₁ œ	11	14	<b>—</b>	$BX_3$
GND 💳	12	13		$BX_2$

Figure 1. 24-Lead Pinout

#### **TRUTH TABLE**

BE	BX <sub>0</sub>	BX <sub>1</sub>	BX <sub>2</sub>	BX <sub>3</sub>	A0-3	B0-3	Function
Н	Х	Х	Х	Х	Hi–Z	Hi–Z	Disconnect
L	BXi = L				C0-3	D0-3	Connect
L	BXi = H				D0-3	C0-3	Exchange

NOTE: H = HIGH Voltage Level, L = LOW Voltage Level, X = Don't Care, Hi-Z = High Impedance, i = 0, 1, 2 or 3

#### **PIN NAMES**

Pin	Description
BE	Bus Enable Input (Active LOW)
Ax, Bx, Cx, Dx	Bus A, Bus B, Bus C, Bus D
$\overline{OE}_1$ , $\overline{OE}_2$	Bus Exchange (Bit 0)
$\overline{OE}_1$ , $\overline{OE}_2$	Bus Exchange (Bit 1)
$\overline{OE}_1$ , $\overline{OE}_2$	Bus Exchange (Bit 2)
$\overline{OE}_1$ , $\overline{OE}_2$	Bus Exchange (Bit 3)
$\overline{OE}_1$ , $\overline{OE}_2$	No Connect
$\overline{OE}_1$ , $\overline{OE}_2$	Ground
OE₁, OE₂	Power



# ON Semiconductor®

http://onsemi.com

### MARKING DIAGRAMS



DW SUFFIX CASE 751E 24 RARRARRARRARRARRA FST3400 o AWLYWW



24 **FRARRARARA** 

TSSOP-24 DT SUFFIX CASE 948H



SSUFFIX

FST3400

AWLYYWW

AWLYYWW

CASE 492B

Assembly Location

L, WL = Wafer Lot Y, YY = Year W, WW = Work Week

#### ORDERING INFORMATION

ORDERING INFORMATION						
Device	Package	Shipping				
74FST3400DW	SO-24	48 Units/Rail				
74FST3400DWR2	SO-24	2500 Units/Reel				
74FST3400DT	TSSOP-24	96 Units/Rail				
74FST3400DTR2	TSSOP-24	2500 Units/Reel				
74FST3400QS	QSOP-24	96 Units/Rail				
74FST3400QSR	QSOP-24	2500 Units/Reel				




Figure 2. Logic Diagram

#### **MAXIMUM RATINGS**

Symbol		Value	Unit	
V <sub>CC</sub>	DC Supply Voltage		-0.5  to  +7.0	V
VI	DC Input Voltage		-0.5  to  +7.0	V
Vo	DC Output Voltage		-0.5  to  +7.0	V
I <sub>IK</sub>	DC Input Diode Current	V <sub>I</sub> < GND	-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>O</sub> < GND	-50	mA
Io	DC Output Sink Current		128	mA
I <sub>CC</sub>	DC Supply Current per Supply P	n	±100	mA
I <sub>GND</sub>	DC Ground Current per Ground I	Pin	±100	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C	
T <sub>L</sub>	Lead Temperature, 1 mm from C	ase for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias	5	+150	°C
$\theta_{\sf JA}$	Thermal Resistance	SOIC TSSOP QSOP	125 170 200	°C/W
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	>2000 >200 N/A	V
I <sub>LATCH</sub> -UP	Latch-Up Performance	Above V <sub>CC</sub> and Below GND at 85°C (Note 4)	±500	mA

Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum–rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.

- 1. Tested to EIA/JESD22-A114-A.
- 2. Tested to EIA/JESD22-A115-A.
- 3. Tested to JESD22-C101-A.
- 4. Tested to EIA/JESD78.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
V <sub>CC</sub>	Supply Voltage	Operating, Data Retention Only	4.0	5.5	V
VI	Input Voltage	(Note 5)	0	5.5	V
V <sub>O</sub>	Output Voltage	(HIGH or LOW State)	0	5.5	V
T <sub>A</sub>	Operating Free–Air Temperature		-40	+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate Switch I/O	Switch Control Input $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	DC 5	ns/V

5. Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level.

#### DC ELECTRICAL CHARACTERISTICS

			Vcc	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			
Symbol	Parameter	Conditions	(V)	Min	Тур*	Max	Unit
V <sub>IK</sub>	Clamp Diode Resistance	$I_{IN} = -18mA$	4.5			-1.2	V
V <sub>IH</sub>	High-Level Input Voltage		4.0 to 5.5	2.0			V
V <sub>IL</sub>	Low-Level Input Voltage		4.0 to 5.5			0.8	V
I <sub>I</sub>	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	5.5			±1.0	μΑ
I <sub>OZ</sub>	OFF-STATE Leakage Current	$0 \le A, B \le V_{CC}$	5.5			±1.0	μΑ
R <sub>ON</sub>	Switch On Resistance (Note 6)	V <sub>IN</sub> = 0 V, I <sub>IN</sub> = 64 mA	4.5		4	7	Ω
		V <sub>IN</sub> = 0 V, I <sub>IN</sub> = 30 mA	4.5		4	7	
		V <sub>IN</sub> = 2.4 V, I <sub>IN</sub> = 15 mA	4.5		8	15	
		V <sub>IN</sub> = 2.4 V, I <sub>IN</sub> = 15 mA	4.0		11	20	
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND, I <sub>OUT</sub> = 0	5.5			3	μΑ
$\Delta I_{CC}$	Increase In I <sub>CC</sub> per Input	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5			2.5	mA

#### **AC ELECTRICAL CHARACTERISTICS**

			$T_A = -40$ °C to $+85$ °C $C_L = 50$ pF, RU = RD = $500 \Omega$				
			V <sub>CC</sub> = 4.5–5.5 V		V <sub>CC</sub> = 4.0 V		1
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay Bus to Bus (Note 7)	V <sub>I</sub> = OPEN		0.25		0.25	ns
	Prop Delay, BXn to An, Bn, Cn or Dn	1	1.0	5.3		6.0	
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time, BXn to An, Bn, Cn or Dn	$V_I = 7 \text{ V for } t_{PZL}$	1.0	5.8		6.5	ns
	Output Enable Time, I <sub>OE</sub> to An, Bn, Cn or Dn	V <sub>I</sub> = OPEN for t <sub>PZH</sub>	1.0	5.8		6.5	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time, BXn to An, Bn, Cn or Dn	$V_I = 7 \text{ V for } t_{PLZ}$	1.0	5.3		6.2	ns
	Output Disable Time, I <sub>OE</sub> to An, Bn, Cn or Dn	V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	1.0	5.3		6.2	

<sup>7.</sup> This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).


### **CAPACITANCE** (Note 8)

Symbol	Parameter	Conditions	Тур	Max	Unit
C <sub>IN</sub>	Control Pin Input Capacitance	V <sub>CC</sub> = 5.0 V	6		pF
C <sub>I/O</sub>	Port Input/Output Capacitance	$V_{CC}$ , $\overline{OE} = 5.0 \text{ V}$	13		pF

<sup>8.</sup>  $T_A = +25$ °C, f = 1 MHz, Capacitance is characterized but not tested.

<sup>\*</sup>Typical values are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.
6. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

### **AC Loading and Waveforms**



#### NOTES:

- 1. Input driven by 50  $\Omega$  source terminated in 50  $\Omega$ .
- 2. CL includes load and stray capacitance.
- ${}^{*}C_{L} = 50 pF$

Figure 3. AC Test Circuit




Figure 4. Propagation Delays





Figure 5. Enable/Disable Delays

### **PACKAGE DIMENSIONS**



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.


  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.


_					
	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	15.25	15.54	0.601	0.612	
В	7.40	7.60	0.292	0.299	
C	2.35	2.65	0.093	0.104	
D	0.35	0.49	0.014	0.019	
F	0.41	0.90	0.016	0.035	
G	1.27	BSC	0.050 BSC		
_	0.23	0.32	0.009	0.013	
K	0.13	0.29	0.005	0.011	
M	0°	8°	0°	8°	
Р	10.05	10.55	0.395	0.415	
R	0.25	0.75	0.010	0.029	


#### PACKAGE DIMENSIONS

# TSSOP-24 **DT SUFFIX**

CASE 948H-01 **ISSUE A** 








- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006)
- PER SIDE.


  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED
- PROTRUSION SHALL NOT EXCEED
  0.25 (0.010) PER SIDE.
  5. DIMENSION K DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
  EXCESS OF THE K DIMENSION AT MAXIMUM
  MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	7.70	7.90	0.303	0.311	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
Н	0.27	0.37	0.011	0.015	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252		
M	0°	8°	0°	8°	




#### PACKAGE DIMENSIONS

## QSOP-24 **QS SUFFIX** CASE 492B-01 **ISSUE O**







- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
  THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS DRAWING.
- PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER
- BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D.

	INC	HES	MILLIM	ETERS
DIM	MAX	MIN	MAX	MIN
Α	0.337	0.344	8.56	8.74
В	0.150	0.157	3.81	3.99
С	0.061	0.068	1.55	1.73
D	0.008	0.012	0.20	0.31
F	0.016	0.035	0.41	0.89
G	0.025	BSC	0.64	BSC
Н	0.008	0.018	0.20	0.46
J	0.0098	0.0075	0.249	0.191
K	0.004	0.010	0.10	0.25
L	0.230	0.244	5.84	6.20
M	0°	8°	0°	8°
N	0°	7°	0°	7°
P	0.027	0.037	0.69	0.94
Q	0.035 DIA		0.89 DIA	
R	0.035	0.045	0.89	1.14
U	0.035	0.045	0.89	1.14
٧	0°	8°	0°	8°

ON Semiconductor and War registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.